Cadence Logic Design

By: Silicon Perspective  09-12-2011
Keywords: Silicon

Silicon process-related phenomena combined with exploding SoC design complexity have introduced new transition-based defect types. As a result, engineers rely on more advanced—and often more expensive—at-speed or faster-than-at-speed test methodologies to ensure higher quality and profitability.

For successful SoC and analog/mixed-signal (AMS) design and test implementation, the need for predictability in both physical and test design flows is absolute. Integration of technologies that are conventionally standalone is essential for achieving concurrent optimization with meaningful correlation to downstream physical and test design flows.

Native to the Encounter RTL Compiler global synthesis environment, Encounter Test provides a unified platform that expands the definition of silicon quality to include area, timing, power, and testability. Encounter Test comprises three product technologies: Encounter DFT Architect, Encounter True-Time ATPG, and Encounter Diagnostics.

DFT Architect, combined with Encounter RTL Compiler, enables early and concurrent design-for-test (DFT) planning, testability, analysis, and verification. Links to Encounter True-Time ATPG achieves downstream correlation for greater predictability, the highest quality netlist, and fewer iterations for physical and test design flows. Encounter Diagnostics, with links to True-Time ATPG, provides the most accurate diagnostics solution available on the market for silicon bring-up, debug, and yield optimization. It delivers a comprehensive volume and precision diagnostics flow that ensures efficiency in yield learning and productivity in precision failure analysis.

Our Encounter Front-End Test Design and Diagnostics development teams have prioritized technology goals to include test quality, cost, and power—all facilitated through product integration—which boosts ease-of-use, productivity, predictability, and ultimately profit.

Keywords: Silicon

Contact Silicon Perspective


Print this page

Other products and services from Silicon Perspective


Cadence Digital Implementation

Robust thermal analysis and power management capabilities support design closure; TSVs and the ability to implement silicon interposers support both intermediate and long-term design needs. It then abstracts physical information to help users optimize 3D floorplanning and placement across multiple heterogeneous die, IC package, and board.


Cadence Functional Verification Flows

Using the Cadence MSV flow, engineers can enhance the top-level verification performance of the overall verification process. An emerging Accellera standard for the expressed purpose of fostering universal verification IP interoperability. Cadence has introduced a mixed-signal verification flow for digital-centric designs. Increases productivity by eliminating expensive interfacing that slows VIP reuse.


Cadence System Design and Verification

To boost verification productivity and enhance debug visibility, system design and verification teams require an assertion-based verification environment that unifies software, languages, IP, debug, and coverage. With broad support for industry-standard languages and libraries, Cadence assertion-based verification technologies help teams achieve verification completeness and measure it against comprehensive coverage.