Cadence Digital Implementation

By: Silicon Perspective  09-12-2011

3D-IC design

3D-ICs with through-silicon via (TSV) pack a great deal of functionality into small form factors, while improving performance and reducing costs. 3D-IC packages also accommodate multiple heterogeneous die, such as logic, memory, analog, RF, and micro-electrical mechanical systems (MEMS). And since 3D-ICs support various process nodes, such as 28nm for high-speed logic and 130nm for analog, developers have the flexibility to place in a single package all of the functionality they want without requiring an expensive move to a new process node.

CadenceĀ® stacked-die technology offers an automated 3D-IC/TSV design methodology integrated with implementation, extraction, and analysis tools. It captures design intent upfront, so users can pass design intent seamlessly throughout the flow. It then abstracts physical information to help users optimize 3D floorplanning and placement across multiple heterogeneous die, IC package, and board. Tight links to Cadence


(SiP) design environments to allow for continuous convergence, ensuring a manufacturable packaging solution. Robust thermal analysis and power management capabilities support design closure; TSVs and the ability to implement silicon interposers support both intermediate and long-term design needs.

Contact Silicon Perspective


Print this page

Other products and services from Silicon Perspective


Cadence Functional Verification Flows

Using the Cadence MSV flow, engineers can enhance the top-level verification performance of the overall verification process. An emerging Accellera standard for the expressed purpose of fostering universal verification IP interoperability. Cadence has introduced a mixed-signal verification flow for digital-centric designs. Increases productivity by eliminating expensive interfacing that slows VIP reuse.


Cadence System Design and Verification

To boost verification productivity and enhance debug visibility, system design and verification teams require an assertion-based verification environment that unifies software, languages, IP, debug, and coverage. With broad support for industry-standard languages and libraries, Cadence assertion-based verification technologies help teams achieve verification completeness and measure it against comprehensive coverage.


Cadence Logic Design

Native to the Encounter RTL Compiler global synthesis environment, Encounter Test provides a unified platform that expands the definition of silicon quality to include area, timing, power, and testability. Integration of technologies that are conventionally standalone is essential for achieving concurrent optimization with meaningful correlation to downstream physical and test design flows.