DFT Design-for-Test Boundary Scan components

By: Intellitech  09-12-2011
Keywords: Programming, Product Design, Flash Memory

TEST-IP Infrastructure

The Infrastructure IP is independent of the functional design and takes the form factor of an individual IC, soft macro or binary bitstream for embedding in FPGA/CPLD devices. The TEST-IP family provides pre-engineered and proven infrastructure for embedded configuration and test, fast in-system FLASH programming and scan chain management for PCB and systems.

Unified Configuration and Test using IEEE 1149.1 (JTAG)

The TEST-IP Family leverages the IEEE 1149.1 industry standard test bus as a single unified data (configuration and test) application vehicle. This unified approach to configuration and test lowers manufacturing test costs, simplifies field support and extends a product's useful life. The TEST-IP infrastructure IP is scalable and can be reused during all phases of the product life cycle and from one product design to the next.

EclipseTM Test Development Environment Supports TEST-IP

Device configuration data and embedded manufacturing tests are created and validated using the Eclipse Test Development Environment. The verified data is loaded into FLASH memory and applied to the system at power-up using the IEEE 1149.1 test bus.

TEST-IP Family of Infrastructure IP Products

The TM configuration and self-test devices- is a complete plug-and-play IP module built upon a unique patented architecture. The SystemBIST device is embedded onto a PCB, which enables design engineers to build high quality, self-testable and in-the-field re-configurable products. SystemBIST is vendor independent and can configure any IEEE 1532 or IEEE 1149.1 compliant FPGA and CPLD in-system.

The TM - is a patented pre-engineered IP solution for processor (Micro-controller, DSP or CPU) and ASIC/SoC designers who need to respond to customer demands for better Design-for-Test and improved support and programming performance for external FLASH in a production environment. The FAC provides the fastest way to program on-board Flash memory, especially when it is connected to an FPGA. A small bitstream is loaded which enables the FLASH to receive programming data over the 1149.1 bus.

The TM - is a complete IP module that can be easily embedded into a CPLD, FPGA or ASIC on a PCB to reduce the complexities and costs of designing 1149.1 (JTAG) test infrastructure for designs that use multiple scan rings. The SRL IP module links any number of scan rings (secondary scan paths) into a single high-speed test bus, which permits devices on secondary scan chains to be independently tested and configured through a single 1149.1 external interface.

TEST-IP Family Benefits

  • TEST-IP is a 'codeless' plug-and-play infrastructure that can configure any IEEE 1532 compliant programmable device in-system from a single source
  • TEST-IP significantly reduces product parts cost (eliminates FPGA configuration PROMs and voltage translators parts on multi-scan chain design)
  • TEST-IP family lessens the time spent on designing ad-hoc mechanisms for in-system device configuration and programming, system bring-up and debug, board interconnect test and at-speed memory test
  • TEST-IP can execute deterministic embedded test at anytime and anywhere without the need to be connected to ATE
  • TEST-IP reduces in-system FLASH programming times
  • TEST-IP is fully integrated with the Eclipse Test Development Environment so that configuration and test suites can be created and validated before they are committed to the system

Keywords: Design Engineers, External Flash, Flash Memory, flash programming, Manufacturing Test, Product Design, Programming, Test Development Environment,

Other products and services from Intellitech


Multi-Site Concurrent JTAG/IJTAG test

As test time and in-system configuration times continue to increase, the PT100 can keep up with the fastest production line without sacrificing on product test quality or resorting to pre-programming non-volatile parts. The PT100 Parallel Tester cards are housed in a 19" 3U height rack mountable box with room for 16 plug-able cards, each one supporting 24 re-configurable tester channels and one IEEE 1149.1 controller.


Boundary Scan(1149.1) Manufacturing Test

The test engineer creates this .tst file in advance and supplies it with information such as the location and name of the Eclipse database, DUT options file, and ScanExecutive Scripting Language fileand optionally, any debug files for using Visual Fault AnalyzerTM and Schematic Logic ProbeTM.


JTAG Boundary-Scan Test (IEEE 1149.1) and FPGA CPLD Automatic Test Generation Program software by Intellitech Corp

With other IEEE 1149.1 tools much of the test engineer's time is spent re-entering design information through proprietary GUIs, creating 'characteristic' models for non-JTAG devices or describing PCB level busses in proprietary Heirarchical description languages.


Functional Test ARM Emulation Concurrent Test

PCBs in these markets are cost sensitive yet require high volume, high fault coverage on leading edge technologies such as WiFi, DDR Memory, USB, Bluetooth, Nand Flash, MPEG decoders, Power Management Units, and MMC/Smart Cards interfaces. The PT100 Pro solves the test challenges and cost requirements of testing small, high-volume PCBs used in the home, mobile, entertainment, automotive and embedded markets.


FPGA Configuration FPGA Security FPGA Trojan bitstream Built-in-Test

Many teams have turned to 'home-brewed' customized solutions that leverage on-board commodity FLASH memory to store configuration data and a microprocessor or CPLD to sequence the configuration bitstreams into the FPGA directly. I started to design my new PCB with XC1800 series configuration PROMS, I changed my design to use SystemBISTTM for on-board FPGA configuration and embedded test when I saw the cost and test benefits for LTX..



The pattern sets are known to be 'deterministic' which is a fancy word meaning that the test patterns generated have a pre-determined fault coverage on the PCB and have a pre-determined diagnostic to the IC pin. Eclipse products enable companies to develop and execute manufacturing tests and perform in-system device programming and configuration using the IEEE 1149.1 test infrastructure.