executable models and use cases, performance analysis of multicore embedded systems and chips

By: Cofluent Design  09-12-2011
Keywords: Embedded System

SysML is a UML profile that allows the creation of standard descriptions of a system. However, this profile is too generic to address embedded and real-time system design. The MARTE UML profile attempts to fill this gap by providing elements from both embedded software and hardware engineering. Unfortunately, it remains mainly descriptive in nature, since no commercial tools are available to simulate the models and extract performance data.

CoFluent Design offers the to provide comprehensive framework and guidelines for joint use of , and . The methodology offers simulation of multicore/multiprocessor hardware/software embedded system and chip models, enabling designers to observe the system behavior and analyze performance properties. The CoFluent methodology delivers modeling rules and method with .

CoFluent Design's tool support includes:

  • CoFluent UML profile extending UML 2.2, SysML 1.1 and MARTE 1.0 profiles

Hardware/software partitioning is described in a mapping or allocation view, and the resulting allocated view represents the actual embedded software threads executing on the various cores and operating systems that constitute the hardware and firmware. The resulting allocated view is a "virtual system", since it encompasses the full hardware/software system.

Keywords: Embedded System

Other products and services from Cofluent Design


Timed-Behavioral Modeling Tools, System Architecting Tools, Embedded System Design

Please if you want to learn more about our training programs offering a quick and cost-effective way to ensure your success with CoFluent Studio tools and associated methodology. Students cover methodological background and important theoretical and practical aspects related to system-level design. Modeling the behavior and timing constraints of real-time system applications in platform-independent models.


SystemC Model, ESL Modeling, HW/SW Partitioning, Real Time System Design

Professional services to assist or deliver on a specific design phase, integrating the tool to your engineering practices and environment, modeling your system based on your specifications. Consulting using the tools, understanding the underlying concepts or methodology, or getting started on modeling your system. We provide customized consulting and training services on the CoFluent Studio™ tools and methodology.


Design Embedded Systems, Real Time System Design, Hardware System Design

With the CoFluent Studio Pilot Project, you get significant results out of your first steps with CoFluent Studio and get to the point where you are comfortable with the methodology, notations, “philosophy” and use of the tools. Too many software tools get shelved after customers purchase them because vendors don’t help them get passed the initial ramp-up period or invest in integrating the technology to their projects and team practices.


Multicore Multiprocessor System Performance Analysis and Power Estimation

Explicit and complete executable specifications that can be easily shared and analyzed, with test cases that can be reused to validate the design, ensure correct interpretation and implementation of the design intent. New designs, in all application domains, have to be optimized for low power or they will fail. It's proven that power optimization has the largest impact at the architectural design stage.


Electronic Systems Design, Embedded System Development, Embedded System Design

Our team of experts delivers methodological and modeling expertise under structured engagements that directly address key development challenges and contribute to the success of our customers. Our proven engagement methodology, and in-depth understanding of market and technology dynamics make CoFluent Design a valuable partner to clients worldwide.


Embedded Systems Executable Specifications and Use Cases Modeling

CoFluent Studio offers an alternative to the manual modeling of new IP and IP-level or platform-level test cases for virtual platforms/prototypes by providing an efficient graphical modeling entry and automatic SystemC TLM code generation. TLM SystemC code is automatically generated from the graphical description and can be integrated to virtual platform/prototype environments through the OSCI standard TLM-2.0 interface.